In MIS-structure, the trodes. The wafer was scribed and diced. The chips were die mounted and wire bonded on TO-5 packages. The capacitor structure is as shown in Figure 1 .
MEASUREMENTS AND RESULTS
The capacitance of the encapsulated chip capacitor was measured at KHz. The bias voltage during the capacitance measurement was varied from 0 to +100V and no change in the capacitance value was observed within a measurement accuracy of 0.025%. The capacitor was mounted on a temperature jig so that its temperature could be increased from room temperature to 150 degree centigrade. The change in capacitance was less than 5 ppm/degree centrigrade.
Results are summarised in Table for charged. However, it is assumed that the permittivity of SiO dielectric does not vary with temperature. 4 In the coplanar MIS-SIM structure; the change of Fermi level for the MIS structure due to temperature would be in the opposite direction to the SIM structure, and thus the temperature effect would be minimised.
SHORT COMMUNICATION The coplanar type MIS-SIM structure chip capacitor is of high quality and is almost independent of changes in voltage and temperature.
